User Tools

Site Tools


opensource:uvvm:start

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
opensource:uvvm:start [21.09.2016 16:47]
espen.tallaksen
opensource:uvvm:start [09.02.2017 11:45]
espen.tallaksen [Available VVCs and BFMs (Bus Functional Models)]
Line 12: Line 12:
 UVVM is a free and Open Source Methodology and Library for making very structured VHDL-based testbenches. UVVM is a free and Open Source Methodology and Library for making very structured VHDL-based testbenches.
  
-Overview, Readability,​ Maintainability,​ Extensibility and Reuse are all vital for FPGA development efficiency and quality. UVVM VVC (VHDL Verification Component) Framework was released in 2016 as a  to handle exactly these aspects.+Overview, Readability,​ Maintainability,​ Extensibility and Reuse are all vital for FPGA development efficiency and quality. UVVM VVC (VHDL Verification Component) Framework was released in 2016 as a general solution ​to handle exactly these aspects.
  
 UVVM is a verification component system that allows the implementation of a very structured testbench architecture to handle medium complexity verification challenges and upwards. A key benefit of this system is the very simple software-like VHDL test sequencer that may control your complete testbench architecture with any number of verification components. This takes overview, readability and maintainability to a new level. UVVM is a verification component system that allows the implementation of a very structured testbench architecture to handle medium complexity verification challenges and upwards. A key benefit of this system is the very simple software-like VHDL test sequencer that may control your complete testbench architecture with any number of verification components. This takes overview, readability and maintainability to a new level.
Line 40: Line 40:
   * AXI4-Lite   * AXI4-Lite
   * AXI-Stream   * AXI-Stream
-  * Avalon MM (single access)+  * Avalon MM 
   * SBI (Simple Bus Interface - A single cycle simple parallel bus interface)   * SBI (Simple Bus Interface - A single cycle simple parallel bus interface)
   * UART   * UART
opensource/uvvm/start.txt · Last modified: 09.02.2017 11:45 by espen.tallaksen